Reversible logic has become immensely popular research area and its applications have spread in various technologies for their low power consumption. In this paper we proposed an efficient design of random access memory using reversible logic. In the way of designing the reversible random access memory we proposed a reversible decoder and a write enable reversible master slave D flip-flop. All the reversible designs are superior in terms of quantum cost, delay and garbage outputs compared to the designs existing in literature.
INTRODUCTION
In recent year reversible computing has emerged as a promising technology. The primary reason for this is the increasing demands for low power devices. R. Landauer [1] proved that losing information causes loss of energy. Information is lost when an input cannot be recovered from its output. He showed that each bit of information loss generates kTln2 joules of heat energy; where k is Boltzmann's constant and T is the absolute temperature at which computation is performed. C. H. Bennett [2] showed that energy dissipation problem can be avoided if circuits are built using reversible logic gates.
In reversible logic there is a one to one mapping between its input and output. As a result no information bit is lost and no loss of energy [3] . Random Access Memory (RAM) uses bistable sequential circuitry to store a single bit. Although many researchers are working on reversible memory elements, little work has been done in this area. In current literature the number of reversible gates is used as a major metric of cost optimization [4] . Dmitri Maslov and Michael Miller [5] showed that number of gates is not a good metric of optimization as reversible gates are of different types and have different quantum costs. In this paper, we proposed a new design of RRAM that is efficient in terms of quantum cost, delay and the number of garbage outputs.
The rest of the paper is organized as follows: Section 2 presents some basic definitions related to reversible logic. Section 3 describes some popular reversible logic gates and their quantum representation. Section 4 describes our proposed modification on Frekdin gate (FRG). Section 5 describes the logic synthesis of RRAM and compares our proposed design with other researchers. Finally this paper is concluded with Section 6.
BASIC DEFINITIONS
In this section, some basic definitions related to reversible logic are presented. We formally define reversible gate, garbage output, delay and quantum cost in reversible circuits.
Reversible Gate
A Reversible Gate is a k-input and k-output (denoted by k*k) circuit that produces a unique output pattern for each possible input pattern [6] . If the input vector of the reversible gate is defined as Iv where Iv = (I 1,j , I 2,j , I 3,j , …. , I k-1,j , I k,j ) and the output vector as Ov where
, then according to the definition, for each particular vector j, Iv Ov.
Garbage Output
Outputs that are not primary outputs or outputs that are not used as input to other gates to produce primary outputs are garbage. Unwanted or unused outputs which are needed to maintain reversibility of a reversible gate (or circuit) are known as Garbage Outputs. The garbage output of Feynman gate [7] is shown Figure 1 with *.
Delay
The delay of a logic circuit is the maximum number of gates in a path from any input line to any output line. The definition is based on two assumptions: (i) Every gate computation takes one unit of time and (ii) All inputs to the circuit are available before the computation. In this paper, we used the logical depth as measure of the delay proposed by Mohammadi and Eshghi [8] . The delay of each 1x1 gate and 2x2 reversible gate is taken as unit delay 1. Any 3x3 reversible gate can be designed from 1x1 reversible gates and 2x2 reversible gates, such as CNOT gate, Controlled-V and Controlled-V + gates (V is a square-root-of NOT gate and V + is its hermitian). Thus, the delay of a 3x3 reversible gate can be computed by calculating its logical depth when it is designed from smaller 1x1 and 2x2 reversible gates.
Quantum Cost
The quantum cost of a reversible gate is defined as the number of 1x1 and 2x2 reversible gates or quantum gates needed to realize the design. The quantum costs of all reversible 1x1 and 2x2 gates are taken as unity [9] . Since every reversible gate is a combination of 1x1 or 2x2 quantum gate, the quantum cost of any reversible gate can be calculated by counting the numbers of NOT, Controlled-V, Controlled-V + and CNOT gates used in the design.
QUANTUM ANALYSIS OF POPULAR REVERSIBLE GATES
Every reversible gate can be realized by the quantum gates. Thus the cost of reversible circuit can be measured in terms of quantum cost. Reducing the quantum cost of a reversible circuit is always a challenging one and works are still going on in this area. This section describes some popular reversible gates and presents quantum equivalent diagram of each of the reversible gate.
Feynman Gate
The 
Toffoli Gate
Frekdin Gate
Peres Gate
). The quantum cost of MFRG1 gate is 4. 
). The quantum cost of MFRG2 gate is 5. 
DESIGN OF RANDOM ACCESS MEMORY
In this section we first presented proposed design for all the components of RRAM. Then we presented our proposed novel design of RRAM that is optimized in terms of quantum cost, delay and garbage outputs.
Proposed Reversible n to 2 n Decoder
A single Feynman gate can be used to design the basic 1 to 2 1 decoder. Using this decoder we can systematically add 2 n -1 number of MRFG1 gates to the design to achieve n to 2 n decoder. The design of 1 to 2 1 decoder is shown in Figure. 8.
Fig. 8. Proposed 1 to 2 1 decoder
The design of decoder has 1 quantum cost, 1 delay and no garbage output.
Our proposed 2 to 2 4 decoder using MRFG1 gates are shown in Figure 9 . The proposed 2 to 2 2 decoder has quantum cost 9, delay 9 and bare minimum of 1 garbage bit. The proposed design of 2 to 2 2 decoder achieves improvement ratios of 18%, 18% and 50% in terms of quantum cost, delay and garbage outputs compared to the design presented in N.M.Nayeem et al. [14] . 
Theorem 1:
To construct n to 2 n decoder, if g is the total number of gates required to design the decoder producing b number of garbage outputs then g ≥ 2 n -1 and b ≥ n-1.
Proof: For 1 to 2
1 decoder only one Feynman gate needed that doesn't produce any garbage bit. So number of gate = 1 and garbage output = 0. Now for n>1, n to 2 n decoder design requires that each of the output of the (n-1) to 2 (n-1) decoders together with (n-1) selection bits are employed in separate MRFG1 gate to produce selections for n to 2 n decoder. In that case overall number of gates becomes 2 n -1, because for n=1 we were required only 1 gate. This design has n-1 garbage bits as the 1 to 2 1 decoder produces zero garbage.
Theorem 2:
The quantum cost of an n to 2 n decoder is Q c ≥ 4. 
Proposed Single bit Memory Cell
The heart of our proposed memory block is Table II . We need Write Enable Master Slave D FFs to design a Reversible Random Access Memory (RRAM). Our proposed write enable master slave flip-flop is shown in Figure 11 . The proposed write enable master slave D flip-flop has quantum cost 17, delay 17 and 3 garbage bits. The proposed design of single bit memory cell achieves improvement ratios of 19% and 11% in terms of quantum cost and delay compared to the design presented in M. Morrison [19] . The comparisons are summarized in table III. Figure. 12.
Proposed Reversible Random Access Memory (RRAM)
A
Theorem 3
Let g be the number of gates required to realize a 2 n * m Reversible RAM where n be the number of bits and m be the selection bits in the RRAM, then g ≥2 n *(6m+2) +m-1. Proof: A 2 n * m RRAM requires n to2 n decoder that consists of (2 n -1) gates. 
Theorem 4
Let n be the number of bits, m be the selection bits in the RRAM and b be the number of garbage outputs generated from the RRAM, then b≥ m*(4.2 n -1)+n.
Proof: A 2 n * m RRAM requires n to2 n decoder which produces (n-1) garbage bits. 1 garbage bit is generated from the m th 
CONCLUSION
Reversible Random Access Memory (RRAM) is going to take the place of existing main memory in the forthcoming quantum devices. In this paper we proposed optimized RRAM with the help of proposed MRFG1 and MRFG2 gates along with some basic reversible logic gates. Appropriate algorithms and theorems are presented here to clarify the proposed design and to establish its efficiency. We compare our design with existing ones in literature which claims our success in terms of quantum cost, number of garbage outputs and delay. We believe this optimization can contribute significantly in reversible logic community. 
